Recomputing with Permuted Operands: A Concurrent Error Detection Approach
نویسندگان
چکیده
منابع مشابه
Algorithm level recomputing using allocation diversity: a registertransfer level approach to time redundancy-based concurrent errordetection
In this paper, the authors propose an algorithm-level time redundancy-based concurrent error detection (CED) scheme against permanent and transient faults by exploiting the hardware allocation diversity at the register transfer level. Although the normal computation and the recomputation are carried out on the same data path, the operation-to-operator allocation for the normal computation is di...
متن کاملOn Compaction-Based Concurrent Error Detection
We examine a low-cost, zero-latency, non-intrusive CED method for restricted error models. The method is based on compaction of the circuit outputs, prediction of the compacted responses, and comparison. As opposed to duplication-based CED, which targets the unrestricted error model, this method achieves significant hardware cost reduction by utilizing the information available through a restri...
متن کاملWhich concurrent error detection scheme to choose ?
Concurrent error detection (CED) techniques (based on hardware duplication, parity codes, etc.) are widely used to enhance system dependability. All CED techniques introduce some form of redundancy. Redundant systems are subject to common-mode failures (CMFs). While most of the studies of CED techniques focus on area overhead, few analyze the CMF vulnerability of these techniques. In this paper...
متن کاملChapter 16 Concurrent Error Detection Fault Tolerance
A fault tolerant computing system is one that has the built-in capability to preserve the continued correct operation in the presence of a certain set of operational faults, usually through some kind of redundancy.
متن کاملLogic Synthesis for Concurrent Error Detection
The structure of a circuit determines how the effects of a fault can propagate and hence affects the cost of concurrent error detection. By considering circuit structure during logic optimization, the overall cost of a concurrently checked circuit can be minimized. This report presents a new technique called structure-constrained logic optimization (SCLO) that optimizes a circuit under the cons...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
سال: 2013
ISSN: 0278-0070,1937-4151
DOI: 10.1109/tcad.2013.2263037